30-day FPGA and Verilog HDL learning journey using Xilinx Vivado. Organized day-wise with notes, code, assignments, and project implementations.