Compiler Explorer for RTL. Paste Verilog, SystemVerilog, or VHDL-2008, synthesize it with Yosys and GHDL, and inspect the resulting circuit by path, endpoint, fanin, fanout, or source location. Try ...